收藏本站
Interconnect Signals
Table 8-3. P16—COP/JTAG Connector (continued)
Pin No.
4
Signal Name
TRST#
Attribute
I
Description
Test port reset~ (L). When this signal is active (Low), it resets the
JTAG logic of the PowerQUICC II. This line is pull-down on the
ADS with a 1K ? resistor, to provide constant reset of the JTAG
logic.
5
QREQ#
O
Quiescent request (L). When asserted (low), this line indicates that
the PowerQUICC II desires to enter low-power mode. This signal
may be required by a debug station.
6
7
3v3
TCK
O
I
3.3V power supply bus.
Test port clock. This clock shifts in / out data to / from the JTAG
logic. Data is driven on the falling edge of TCK and is sampled both
internally and externally on it’s rising edge.
TCK is pulled up internally by the PowerQUICC II.
8
9
N.C.
TMS
-
I
Not connected.
Test Mode Select. This signal qualified with TCK in a same manner
as TDI, changes the state of the JTAG machine. This line is pulled
up internally by the PowerQUICC II.
10
11
GND
SRESET#
O
I/O, O.D.
Digital GND. Main GND plane.
Soft Reset (L). This is the PowerQUICC II’s soft reset which is in
fact a non-maskable interrupt, making the PPC take the reset
exception from the reset vector. This line may be driven by the
PowerQUICC II as well during soft-reset sequence, for 512 system
clocks. This line is pulled up on the ADS with a 1K ? resistor. When
driven externally, it MUST be driven with an Open Drain gate.
Failure to do so may result in permanent damage to the
PowerQUICC II and / or to ADS logic.
12
13
GND
HRESET#
O
I/O, O.D.
Digital GND. Main GND plane.
PowerQUICC II’s Hard Reset (L). When asserted by an external
H/W, generates Hard-Reset sequence for the PowerQUICC II.
During that sequence, asserted by the PowerQUICC II for 512
system clocks. Pulled Up on the ADS using a 1K ? resistor.
When driven by an external tool, MUST be driven with an Open
Drain gate. Failure to do so may result in permanent damage
to the PowerQUICC II and / or to ADS logic.
14
15
N.C.
XBR3#
(CKSTOP_OUT#)
-
I/O
Not Connected.
Normally configured as XBR3# which has no function with this
connector. May be configured as CKSTP_OUT# - Check Stop Out
(L). When asserted (Low) indicates that the PowerQUICC II core
has entered a Check-Stop state.
16
GND
O
Digital GND. Main GND plane.
Chapter 8. Support
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
MPC8308-RDB BOARD REF DESIGN MPC8308
MPC8309-KIT KIT EVALUATION FOR MPC830X
MPC8315E-RDB PROCESSOR BOARD PWRQUICCII PBGA
MPC8349E-MITX-GP KIT REFERENCE PLATFORM MPC8349E
MPC8349E-MITXE BOARD REFERENCE FOR MPC8349
MPC8377E-MDS-PB BOARD MODULAR DEV SYSTEM
MPC8569E-MDS-PB BOARD MOD DEV SYSTEM MPC8569
MPC8572EAMC MPC8572 AMC RAPID SYSTEM
相关代理商/技术参数
MPC8272CVR 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC8272 PowerQUICC II Family Hardware Specifications
MPC8272CVRB 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8272CVRE 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8272CVRI 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8272CVRM 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8272CVRMIBA 功能描述:微处理器 - MPU 266 MHz 505.4 MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MPC8272CVRP 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:PowerQUICC II⑩ Family Hardware Specifications
MPC8272CVRPIEA 功能描述:微处理器 - MPU 300 MHz 570 MIPS RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324